

26th International Conference on Field-Programmable Logic and Applications (FPL'16)

29th August – 2nd September 2016

SwissTech Convention Centre

Lausanne, Switzerland

Monday 29th August

08:30	Registration
09:00	Workshops and Tutorials
10:30	Coffee Break
11:00	Workshops and Tutorials
12:30	Lunch
14:15	Workshops and Tutorials
15:30	Coffee Break
16:00	Workshops and Tutorials
17:30	
18:00	Welcome Cocktail

Tuesday 30th August

08:15	Registration
08:45	Welcome
09:00	K1 Doug Burger (Microsoft, US)
10:00	Coffee Break
10:30	S1a CAD S1b Machine Learning
12:35	Lunch
14:15	S2a Networks-on-Chip (1) S2b Signal Processing and Networks
15:15	Coffee Break and Posters
16:00	S3a Low Level Architecture (1) S3b Data Classification
17:00	
18:15	Boarding
18:30	Cruise and Buffet Dinner
22:30	

Wednesday 31st August

09:00	K2 Gustavo Alonso (ETHZ, CH)
10:00	Coffee Break
10:30	S4a Connectivity, Communication, and Supply Chains S4b Low Level Architecture (2), Pipelining, and Timing
12:35	Lunch
14:15	K3 Christoph Hagleitner (IBM, CH)
15:15	Coffee Break and Posters
16:00	S5a Data Analysis and Databases S5b Compilation
17:30	PhD Forum Elevator Pitch Session
18:00	
19:00	Demo Night and Cocktail Dinner (Awards Ceremony)
22:00	

Thursday 1st September

09:00	K4 P. K. Gupta (Intel, US)
10:00	Coffee Break and PhD Forum
11:00	S6a Image Processing and Applications S6b High-level Synthesis
12:35	Lunch
14:15	K5 Tomas Evensen (Xilinx, US)
15:15	Presentation FPL'17
15:30	Coffee Break and Posters
16:15	S7a Networks-on-Chip (2) S7b Surveys, Trends, and Education
17:30	Closing Remarks
17:45	

Friday 2nd September

08:30	Registration
09:00	Workshops and Tutorials
10:30	Coffee Break
11:00	Workshops and Tutorials
12:30	Lunch
14:15	Workshops and Tutorials
15:30	Coffee Break
16:00	Workshops and Tutorials
17:30	