

*FPL 2016*

# Packet Processing on FPGA SoC with DPDK

Jan Viktorin


*iviktorin (at) fit.vutbr.cz*

August, 2016


Jan Kořenek



# Architecture for ZynqMP




# Packet rate - SW-only loopback



# Pine64 throughput (Gbps)

I/O - throughput (pine64)



**10G  
Ethernet**

# Thank you



Jan Viktorin

*iviktorin (at) fit.vutbr.cz*